A joint project of the Graduate School, Peabody College, and the Jean & Alexander Heard Library

Title page for ETD etd-09222017-180229

Type of Document Dissertation
Author Chen, Yanran
URN etd-09222017-180229
Title Analysis and hardening of all-digital phase-locked loops (ADPLLs) to single-event radiation effects
Degree PhD
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Prof. Lloyd W. Massengill Committee Chair
Prof. Bharat L. Bhuva Committee Member
Prof. Mark N. Ellingham Committee Member
Prof. Michael L. Alles Committee Member
Prof. T. Daniel Loveless Committee Member
Prof. W. Timothy Holman Committee Member
  • Single-Event Upsets (SEU)
  • All-digital Phase-locked Loops (ADPLLs)
  • Single-Event Effects (SEE)
Date of Defense 2017-08-28
Availability unrestricted
In deep sub-micron CMOS technologies, all-digital phase-locked loops (ADPLLs) are favored over conventional analog or mixed-signal phase-locked loops (A/MS) PLLs for providing the clock signals for modern integrated circuits (ICs). Since an accurate clock signal is an important guarantee of the correct functionality of a system on chip (SOC), single-event effects (SEEs), as a type of reliability issues, have been extensively studied in A/MS PLLs, which are mostly based on a charge-pump PLL (CPPLL) architecture. However, little is known about the single-event vulnerability and hardening of ADPLLs.

In this dissertation, three major single-event error signatures were identified and perturbation time error metric was proposed to quantify the error signatures in ADPLLs. Circuit-level simulation and experimental testing were conducted to characterize the subcircuits of different types ADPLLs to distinguish and analyze their individual contribution to the overall ADPLL SE vulnerability. High-order pole registers in the DLF were identified to be the most sensitive module in ADPLLs. In addition, different ADPLLs with complex system architectures were also characterized and analyzed for SE vulnerability.

Additionally, a novel time-domain model for SEU-induced errors in ADPLLs was proposed and verified with experimental results. The model successfully predicts the output time-domain response and perturbation time of the ADPLLs for any SEUs in any sub-circuits, which allows designers to distinguish the most SE sensitive modules in the ADPLL topology and apply selective hardening solutions before tapeout.

RHBD hardening guidelines for different types of ADPLLs for different operating environment and targeted design specifications were proposed based on SE characterization and modeling of the ADPLL designs. Last but not least, the proposed model and hardening techniques are compared with existing work on A/MS PLLs to provide conventional PLL designers with insights on RHBD ADPLL designs.

  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  ChenYanran.pdf 16.27 Mb 01:15:20 00:38:44 00:33:54 00:16:57 00:01:26

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LITS.