A joint project of the Graduate School, Peabody College, and the Jean & Alexander Heard Library

Title page for ETD etd-04162009-141433

Type of Document Master's Thesis
Author Ahlbin, Jonathan Ragnar
Author's Email Address jon.ahlbin@vanderbilt.edu
URN etd-04162009-141433
Title Characterization of Single-Event Effects in Combinational Logic Using the C-CREST Technique
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Professor Lloyd W. Massengill Committee Chair
Professor Robert A. Reed Committee Member
  • single-event upset
  • DICE latch
  • window of vulnerability
  • single-event
  • Combinational logic
  • Integrated circuits -- Effect of radiation on -- Testing
Date of Defense 2009-03-26
Availability unrestricted

As technology nodes scale smaller, digital circuits are able to run at higher clock frequencies, but they can become more susceptible to single-event induced errors. These types of errors can be generated in combinational logic and in storage cells. Traditional methods of characterizing digital circuits for single-event effects have difficulty distinguishing combinational logic errors from storage cell errors at high speeds.

In this thesis, a new approach of characterizing single-event effects in combinational logic is described called the Combinational Circuit for Radiation Effects Self-Test (C-CREST). This approach allows the SET cross-section of combinational logic to be increased while minimizing propagation delay. Various types of digital circuits can then be tested at speeds determined by their technology node along with allowing combinational logic errors to be distinguished from storage cell errors.

  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  ETD.pdf 5.74 Mb 00:26:35 00:13:40 00:11:57 00:05:58 00:00:30

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LITS.