A joint project of the Graduate School, Peabody College, and the Jean & Alexander Heard Library

Title page for ETD etd-03252012-195135

Type of Document Master's Thesis
Author Chatterjee, Indranil
Author's Email Address indranil.chatterjee@vanderbilt.edu
URN etd-03252012-195135
Title Single-event charge collection and upset in 65-nm and 40-nm dual- and triple-well bulk CMOS SRAMS
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Bharat L. Bhuva Committee Chair
Ronald D. Schrimpf Committee Member
  • Soft-errors
  • Single-Event Upset Reversal
  • Heavy Ion Irradiation
  • Triple-well
  • Dual-well
  • Single-Event Effects
Date of Defense 2012-03-02
Availability unrestricted
CMOS technologies can be either dual-well or triple-well. Triple-well technology has several advantages compared to dual-well technology in terms of electrical performance. Differences in the ion-induced single-event response between these two technology options, however, are not well understood. This work presents a comparative analysis of heavy ion-induced upsets in dual-well and triple-well 40-nm CMOS SRAMs. Primary factors affecting the charge-collection mechanisms for a wide range of particle energies are investigated, showing that triple-well technologies are more vulnerable to low-LET particles, while dual-well technologies are more vulnerable to high-LET particles. For the triple-well technology, charge confinement and multiple-transistor charge collection triggers the “Single Event Upset Reversal” mechanism that reduces sensitivity at high LETs.
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  Chatterjee.pdf 2.54 Mb 00:11:45 00:06:02 00:05:17 00:02:38 00:00:13

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LITS.