A joint project of the Graduate School, Peabody College, and the Jean & Alexander Heard Library

Title page for ETD etd-03122012-095419

Type of Document Master's Thesis
Author Adeleke, Adeola
Author's Email Address adeola.a.adeleke@vanderbilt.edu, adewise1@yahoo.co.uk
URN etd-03122012-095419
Title Logic repair and soft error rate reduction using approximate logic functions
Degree Master of Science
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Bharat L. Bhuva Committee Chair
Lloyd W. Massengill Committee Member
  • functions
  • logic
  • approximate
  • logic
  • repair
Date of Defense 2012-03-01
Availability unrestricted
Continuing CMOS devices scaling causes an increase in the vulnerability of integrated circuits to radiation-induced soft errors. Furthermore, as transistor density increases, the probability of transistors failing increases accordingly. Consequently, design approaches that address these threats to architectural reliability are required. Existing techniques for providing hardware robustness often require incurring significant area, power, speed, and weight penalties. Moreover, many of the existing techniques are only applicable to memory elements. In this project, a new technique for soft error rate reduction and logic repair using approximate logic functions has been developed. By utilizing this technique, designers can flexibly select the protection level of logic circuits while balancing out design trade-offs
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  etd.pdf 2.16 Mb 00:09:58 00:05:08 00:04:29 00:02:14 00:00:11

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LITS.