A joint project of the Graduate School, Peabody College, and the Jean & Alexander Heard Library

Title page for ETD etd-12022011-121416


Type of Document Master's Thesis
Author Ossi, Edward John
URN etd-12022011-121416
Title Soft-error mitigation at the architecture-level using Berger codes for error detection
Degree Master of Engineering
Department Electrical Engineering
Advisory Committee
Advisor Name Title
Bharat L. Bhuva Committee Chair
William H. Robinson Committee Member
Keywords
  • berger code
  • architecture
  • soft error
Date of Defense 2011-12-01
Availability unrestricted
Abstract
Soft-error mitigation using design techniques at the architecture-level can overcome the limitations of process and circuit-level mitigation techniques in advanced technologies. This thesis presents two architecture-level error detection and correction strategies that target the Arithmetic Logic Units (ALU) within a microprocessor. The ALU was chosen because it is the heart of a microprocessor and the errors that affect it are unlike those that affect the rest of the microprocessor. The error detection code used for encoding the data is Berger code. A Register-Transfer Level (RTL) model of the circuits was built using VHDL code and then simulated. The designs were then synthesized using the FreePDK library for area, speed, and power calculations. The merits and simulation results of the two implementations are discussed. Both strategies show an effective means to detect and recover from radiation-induced soft errors; however, the area cost and speed penalties of these strategies are too severe for practical use.
Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  MSThesisOssi.pdf 858.88 Kb 00:03:58 00:02:02 00:01:47 00:00:53 00:00:04

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LITS.